Enhancing Photoresponsivity of Self-Aligned MoS₂ Field-Effect Transistors by Piezo-Phototronic Effect from GaN Nanowires

Xingqiang Liu,†∥ Xiaonian Yang,†∥ Guoyun Gao,†∥ Zhenyu Yang,§ Haitao Liu,‡ Qiang Li,‡ Zheng Lou,‡ Guozhen Shen,‡ Lei Liao,§ Caofeng Pan,*† and Zhong Lin Wang†⊥

†Beijing Institute of Nanoenergy and Nanosystems, National Center for Nanoscience and Technology (NCNST), Chinese Academy of Sciences, Beijing 100083, China
‡State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China
§Department of Physics and Key Laboratory of Artificial Micro- and Nano-structures of Ministry of Education, Wuhan University, Wuhan 430072, China
⊥School of Materials Science and Engineering, Georgia Institute of Technology, Atlanta, Georgia 30332-0245, United States

ABSTRACT: We report high-performance self-aligned MoS₂ field-effect transistors (FETs) with enhanced photoresponsivity by the piezo-phototronic effect. The FETs are fabricated based on monolayer MoS₂ with a piezoelectric GaN nanowire (NW) as the local gate, and a self-aligned process is employed to define the source/drain electrodes. The fabrication method allows the preservation of the intrinsic property of MoS₂ and suppresses the scattering center density in the MoS₂/GaN interface, which results in high electrical and photoelectric performances. MoS₂ FETs with channel lengths of ∼200 nm have been fabricated with a small subthreshold slope of 64 mV/dec. The photoresponsivity is 443.3 A·W⁻¹, with a fast response and recovery time of ∼5 ms under 550 nm light illumination. When strain is introduced into the GaN NW, the photoresponsivity is further enhanced to 734.5 A·W⁻¹ and maintains consistent response and recovery time, which is comparable with that of the mechanical exfoliation of MoS₂ transistors. The approach presented here opens an avenue to high-performance top-gated piezo-enhanced MoS₂ photodetectors.

KEYWORDS: piezo-phototronic effect, MoS₂, self-aligned, field-effect transistor, photodetector

Monolayer MoS₂ possesses excellent electronic properties, good transparency, and robust mechanical flexibility²⁻¹³ and is considered to be a promising candidate for electronic and optoelectronic applications.²⁻¹³ MoS₂ field-effect transistors (FETs) with a high on−off ratio and photodetectors with high sensitivity have been demonstrated. However, the ambient absorption, interface trap density, and parasitic resistance and/or capacitance impact the performance of MoS₂ FETs, especially when the device size shrinks into the nanometer regime.¹⁴ A self-aligned fabrication process has been proposed to be a precise and reliable device fabrication process to solve these problems.¹⁵ Due to the band gap alignment of GaN nanowires (NWs) and MoS₂, GaN NWs form a p−n junction with chemical vapor deposition (CVD)-grown MoS₂. It functions as the local gate that can modulate the carrier transportation in the MoS₂ channel located underneath¹⁶ but also impact the sensitivity of photodetectors that have been demonstrated to be a piezo-phototronic effect.²⁰⁺¹

Herein, we report high-performance self-aligned MoS₂ FETs with an on−off ratio of ∼10⁷ and a subthreshold slope (SS) as small as 64 mV/dec. The devices exhibit a photoresponsivity of 443.3 A·W⁻¹ while maintaining a short response time of ∼5 ms. Moreover, the photoresponsivity is further enhanced to 734.5 A·W⁻¹ by the piezo-phototronic effect arising from the attached GaN NWs, and this value is comparable with that of mechanical exfoliation of MoS₂-based devices.¹⁷ The strategy presented here is a rational coupling between MoS₂ and the piezo effect, and

Received: March 16, 2016  
Accepted: July 22, 2016  
Published: July 22, 2016

DOI: 10.1021/acsnano.6b01839
ACS Nano 2016, 10, 7451−7457
thus it opens a pathway to high-performance top-gated piezo-enhanced MoS$_2$ photodetectors without introducing appreciable defects.

RESULTS AND DISCUSSION

Monolayer MoS$_2$ films with sizes up to 50 $\mu$m are synthesized directly onto a SiO$_2$/n$^+$-silicon substrate by the CVD approach, as shown in Figure 1a. Figure 1b shows the Raman spectra that confirm the monolayer characteristics of MoS$_2$ films, and the difference between the two $^1$E$_{2g}$ and A$_{1g}$ modes is 20.5 cm$^{-1}$, suggesting that the synthesized films are monolayer. Back-gate MoS$_2$ FETs were fabricated, as shown in the insets of Figure 1c. The electrical performances were measured under dark conditions, and a typical transfer curve is shown in Figure 1c, indicating a large on-off ratio of $\sim$10$^8$; the field-effect mobility is calculated to be 20.7 cm$^2$ V$^{-1}$ s$^{-1}$. Figure 1d is the corresponding output curves, and the obvious pinch-off characteristics suggest that the MoS$_2$ active channel is fully modulated by the gate voltage. On the other hand, as a piezoelectric material, GaN NWs with good uniformity were synthesized via a CVD process and are $\sim$100 $\mu$m long and 150–300 nm wide at the side, as shown in Figure 1e. The cross profile of the prepared GaN NWs is nearly orthohexagonal with a flat side surface (insets in Figure 1e) and present weak p-type transfer characteristics (Figure 1f), which enables compact contact between the GaN NW and MoS$_2$ for desirable gate coupling.

The physical assembly of self-aligned GaN NW gates can preserve the intrinsic property in MoS$_2$ and minimizes the access resistance. Figure 2a--c is the schematic images that illustrate the approach for fabricating self-aligned MoS$_2$-based piezo-FETs. Briefly, the as-prepared p-type GaN NWs were transferred onto MoS$_2$ film by a physical dry transfer process (Figure 2a).$^{15,22,23}$ Subsequently, the external source, drain, and gate electrodes were fabricated by e-beam lithography followed by metal deposition (Cr/Au, 10/70 nm), as shown in Figure 2b. Thus, the physical assembly of self-aligned GaN NW top-gate MoS$_2$ FETs can preserve the intrinsic property in MoS$_2$ and minimizes the access resistance. Figure 2d shows the schematic energy band diagrams of a GaN NW on MoS$_2$. (e) Schematic illustrations of on-state channel at forward gate bias (charge conduction between S and D) and (f) off-state channel at reverse bias (depletion).
2b. Finally, the self-aligned process was introduced by depositing a 10 nm Au film across the GaN NW onto the MoS2 channel (Figure 2c). In the device configuration, the contact between MoS2 and the GaN NW creates a p–n junction (Figure 2d), and the depletion layer at the MoS2/GaN interface can prevent a significant gate leakage current. The GaN NW functioned as the self-aligned local gate of the MoS2 piezo-FETs (Figure 2e,f).

Figure 3a shows the transfer characteristics of the devices without self-aligned electrodes under varied back-gate biases from −15 to +15 V, and the inset is the SEM image of the device. Positive back-gate biases move the pinch-off voltage ($V_{\text{pinch-off}}$) shift toward negative voltages, which is because the back-gate channel is formed, so a back-gate-induced channel current is superposed to the top-gate transfer curve. For negative back-gate biases, where the channel current is degraded, a much larger top-gate voltage is needed to compensate the original channel current than without a back-gate bias. Therefore, the top-gate pinch-off voltage shifts to more positive values. In other words, the positive back-gate voltage-induced electrostatic doping of MoS2 reduces the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current. The dual-gate architecture may be an alternative solution to adjust the contact resistance, leading to larger current.

Figure 3b presents the SEM image of a self-aligned MoS2 FET with a 200 nm GaN NW as the local gate. The device was then tilted 30°, and it is clearly shown that the GaN NWs can efficiently separate the Au metal into two parts (inset in Figure 3c). Therefore, the NW side width determines the $L$ of the self-aligned MoS2 FETs, so that the devices with much shorter $L$ can be readily fabricated using NWs with smaller diameters. Electrical measurements on the MoS2/GaN junction characteristics were carried out, and MoS2 and GaN NWs show linear current–voltage characteristics (inset of Figure 3d), indicating no significant rectification characteristics and negligible contact resistance. The MoS2/GaN junction shows clear rectification characteristics (Figure 3d), indicating an ideality factor of ~2.4. Therefore, the MoS2/GaN p–n junction can readily function as the local gate for MoS2 piezo-FETs and prevent the gate leakage current from affecting the device performance (Supporting Information Figure S1). Figure 3e shows top-gate sweep transfer curves of a typical device with self-aligned electrodes ($L = 200$ nm and $W = 6$ μm). The top-gate pinch-off voltage shifts from −0.5 to less than −2 V by applying a back-gate bias between −15 and +15 V, and the on–off ratio of all the curves is maintained at larger than 4 orders of magnitude. Notably, for $V_{\text{bg}} = 0$ V, $SS$ is as small as 64 mV/dec at room temperature. The $SS$ is given by

$$SS = \ln \left( \frac{kT}{q} \right) \left[ 1 + \frac{C_s + qD_0}{C_\text{ox}} \right]$$

where $C_s$ is the capacitance of MoS$_2$, $D_0$ is the interface trap density, and $C_\text{ox}$ is the gate capacitance. As $C_s$ is negligible in the deep-subthreshold region, $qD_0/C_\text{ox}$ is only about 0.07, partially indicating low densities of charges and a scattering center in the interface, while the device operation mechanism also allows scattering-minimized transport without gate-charging-induced interferences. The transconductance is correspondingly affected by the applied back-gate voltage, which is induced by electrostatic capacitive coupling and the formation of a secondary channel, as shown in Figure 3f. The self-aligned MoS2 FETs show obvious saturation behavior, which may come from the built-in electric-field-induced depletion layer of the MoS2/GaN NW p–n junction (Figure 3g). At low $V_{\text{bi}}$, the linear behavior suggests ohmic contact between MoS2 and the source/drain electrodes. During the measurement, the back-gate is ground to avoid the capacitance coupling effect. At $V_{\text{bi}} = 3$ V, the drain current is 28.3 μA/μm at 3 V top-gate voltage.
and the output current is more than 100 times larger than that in the previous self-aligned metal deposition. This confirms that depositing metal thin film onto the MoS2 channel can effectively reduce the access resistance. Notably, such a high current density is comparable with that of the devices using high-k materials as a dielectric layer.\textsuperscript{1,4,7,30,31} Figure 3b shows a summary of transconductance and pinch-off voltage of self-aligned MoS2 piezo-FETs as a function of $L$ ranging from 166 to 324 nm. The transconductance approaching 4.5 $\mu$S/µm is obtained for the 166 nm channel length device. The pinch-off voltage stays around $−1$ V as the variation of channel length, indicating a reliable and reproducible device fabrication strategy. Nevertheless, improved electrical performance still can be further promoted by reducing the resistance of GaN NWs.

As aforementioned, the small SS indicates that GaN NWs can form a low trap density interface with MoS2 which can function as the local gate of the self-aligned MoS2 piezo-FETs. Furthermore, due to the non-centrosymmetric structure of GaN, the piezo-potential inside the volume can be induced by introducing deformation on the NW. After a quantitative analysis of electrical characteristics of the MoS2 piezo-FETs without introducing strain on the rigid substrate, we investigated the piezo-potential of a GaN NW on the electrical and photoelectric performances of the MoS2 piezo-FETs.\textsuperscript{32} To realize efficient piezo effect coupling, the GaN NWs were unevenly transferred onto MoS2 to fabricate MoS2 piezo-FETs.\textsuperscript{31,33} It is important to note that the Au deposited on the top surface of the GaN nanowire may screen the local piezo-potential at the top, but the potential next to the MoS2 can effectively be used for the gating effect. Figure 4a shows the transfer characteristics of a 210 nm channel length device, and the on-current density is comparable with that of the similar device on a SiO$_2$/Si substrate. Insets in Figure 4b depict the method for introducing a deformation in a GaN NW gate. The transfer curves changed under different applied strain because of the polarization-induced internal field created by the applied strain on the piezoelectric GaN NW local gate. Figure 4b shows the output characteristics of the device with different applied strain under zero external gate voltage. As the GaN NW effectively generates a negative potential when it was tensile stressed, the piezo-FET has a decreased $I_{ds}$ when compared to the piezo-FET without strain. In contrast, compressive strain will enhance $I_{ds}$ to introduce a positive potential. Moreover, even if the serial deformations increased from 0 to 0.18%, the $I_{ds}$ presents consistent changes. In addition, the values of strain in the GaN NWs were evaluated by employing the Saint-Venant bending theory for small deflections.\textsuperscript{21}

Strain-induced inner-crystal piezo-potential can be employed to modulate the carrier transportation and photodetector performance, which is known as the piezo-phototronic effect.\textsuperscript{19,21,34} As a demonstration of the concept, 550 nm light with a power density of 1.2 mW/mm$^2$ was illuminated on the device under 0.18% compressive strain, and Figure 4c displays the photoinduced transfer curves of the self-aligned MoS2 piezo-FETs (blue line), indicating a clear enhancement of on-current with the pinch-off voltage shifted to about $−1.3$ V. Moreover, the hysteresis is as small as 0.15 V, and the $\Delta V_{\text{pinch-off}}$ of the hysteresis transfer curves was slightly changed under various measurement conditions (Supporting Information Figure S2). The output performance of the self-aligned MoS2 piezo-FETs under various measurement conditions is shown in Figure 4d,e, which indicates the output characteristics with light illumination and with light illumination under 0.18% compressive strain. The obvious enhancement of output current indicates that the piezo effect can significantly impact the output current of the device under light illumination. Such a pinch-off voltage shift and on-current enhancement by the piezo effect enable the implementation of high signal-to-noise ratio photodetectors.\textsuperscript{20,35} To maximize the photocurrent gain,
the top-gate was first biased by applying −1 V to pinch-off the channel, so that the devices obtained a large photoresponse ratio \( I_{\text{light}}/I_{\text{dark}} \).\(^{36,37}\) According to dynamic photoswitching behavior with 5 Hz light switching in Figure 4f, the fast response time of ∼5 ms is obtained. Moreover, the respective photoresponse ratio is estimated to be ∼10^5 (black curve). Table 1 summarizes the performance of the previously reported MoS_2-based photodetectors, which ensures the superior performance of the self-aligned MoS_2 piezo-FETs.\(^{37,40−45}\)

Additionally, the built-in electric field in the MoS_2/GaN NW p–n junction can efficiently pinch-off the channel at zero gate voltage, so that the MoS_2 piezo-FETs can eliminate the persistent asymmetric photocurrent, resulting in fast recovery time.\(^{40−46}\) Here, the photoresponsivity is estimated to be about 443.3 Å·W⁻¹. Specifically, the majority of the MoS_2 channel is covered by the opaque GaN NW; the calculated incident power is larger than the actual value, so the actual photoresponsivity should be much larger than this value. Moreover, with a deformation of 0.18%, the piezo-phototronic-induced photocurrent enhancement effect results in an improved photocurrent of 1.11 μA under the same illumination conditions, as shown in Figure 4f (cyan curve). Therefore, according to the time domain plot, the photoresponsivity should be enhanced to 734.5 Å·W⁻¹.

**Table 1. Summary of Dynamic Switching Performances Measured from MoS_2-Based Phototransistors at Room Temperature**

<table>
<thead>
<tr>
<th>ref</th>
<th>( I_{\text{light}}/I_{\text{dark}} )</th>
<th>response time</th>
<th>wavelength</th>
<th>photoresponsivity</th>
</tr>
</thead>
<tbody>
<tr>
<td>this work</td>
<td>∼10^3</td>
<td>5 ms</td>
<td>550 nm</td>
<td>734.5 Å·W⁻¹</td>
</tr>
<tr>
<td>3</td>
<td>unknown</td>
<td>50 ms</td>
<td>550 nm</td>
<td>7.5 × 10⁻⁴ Å·W⁻¹</td>
</tr>
<tr>
<td>7</td>
<td>&lt;10^3</td>
<td>1.5 s</td>
<td>580 nm</td>
<td>unknown</td>
</tr>
<tr>
<td>8</td>
<td>unknown</td>
<td>9 s</td>
<td>561 nm</td>
<td>880 Å·W⁻¹</td>
</tr>
<tr>
<td>38</td>
<td>∼10^3</td>
<td>2 ms</td>
<td>635 nm</td>
<td>2570 Å·W⁻¹</td>
</tr>
<tr>
<td>39</td>
<td>10³</td>
<td>60 s</td>
<td>DUV light</td>
<td>0.4 Å·W⁻¹</td>
</tr>
<tr>
<td>40</td>
<td>∼10^3</td>
<td>0.3 s</td>
<td>405 nm</td>
<td>1.98 Å·W⁻¹</td>
</tr>
<tr>
<td>41</td>
<td>∼10³</td>
<td>unknown</td>
<td>633 nm</td>
<td>1.42 Å·W⁻¹</td>
</tr>
<tr>
<td>42</td>
<td>unknown</td>
<td>0.28 s</td>
<td>632.8 nm</td>
<td>∼10 Å·W⁻¹</td>
</tr>
<tr>
<td>43</td>
<td>&lt;10</td>
<td>unknown</td>
<td>450 nm</td>
<td>2.3 Å·W⁻¹</td>
</tr>
<tr>
<td>44</td>
<td>∼10³</td>
<td>unknown</td>
<td>638 nm</td>
<td>342.6 Å·W⁻¹</td>
</tr>
<tr>
<td>45</td>
<td>∼10³</td>
<td>unknown</td>
<td>633 nm</td>
<td>0.12 Å·W⁻¹</td>
</tr>
<tr>
<td>46</td>
<td>2.85 × 10³</td>
<td>2 ms</td>
<td>520 nm</td>
<td>1.1 Å·W⁻¹</td>
</tr>
</tbody>
</table>

**CONCLUSION**

In summary, self-aligned MoS_2 piezo-FETs with channel lengths around 200 nm have been fabricated by using GaN NWs as the local gate with a physical self-aligned method, in which the MoS_2 and GaN NWs were prepared via a CVD approach. The devices obtained high electrical performance and low interface trap density, which is comparable to that of mechanical exfoliation of MoS_2 devices. The piezo-FETs exhibit fast photoswitching in 5 ms as photodetectors, and the photoresponsivity was further enhanced by the piezo-phototronic effect from GaN NWs. We conclude that the piezoelectric potential-gated MoS_2 piezo-FETs would be a promising model nanotransistor with high performance for nanoelectronics and nano-optoelectronics.

**METHODS**

**Growth of Monolayer MoS_2 and GaN NWs.** The MoO_3 powder was placed into a quartz boat and put into the reacting furnace as the downstream source. A 300 nm SiO_2-coated n-type silicon substrate was placed on top of it as the growth substrate, and the sulfur powder was placed upstream of argon. The furnace was first purged with 50 sccm of argon for 10 min, and the pressure of the tube was maintained at 1 kPa with argon flow of 50 sccm throughout the whole process. Then the temperature of the MoO_3 powder was set to 850 °C at a rate of 30 °C/min. Subsequently, the temperature of sulfur powder was set to 150 °C and kept for 5 min. Finally, the furnace was naturally cooled under the protection of argon atmosphere. The CVD method was used for fabricating the GaN NWs and was carried out in a tubular furnace with a controlled atmosphere. Typically, Ga_2O_3 powder with a purity of 99.99% and NH_3 (99.999%) gas were utilized as the Ga and N sources. First, the Ga_2O_3 powder was placed in an alumina boat and pushed into the tubular furnace. Five nanometer Au was deposited onto the sapphire by an e-beam evaporator, and the substrate was put downstream. The reactor was pumped to 5 Pa and flushed with nitrogen gas to eliminate the residual oxygen. Then, the pressure of the system was kept constant at 1 bar before being heated to 1100 °C, and 50 sccm N_2 flow was introduced to the furnace. At 1100 °C, the N_2 was replaced by 250 sccm NH_3 and maintained for 180 min. Finally, the presence of N_2 was resumed in the furnace with a flow rate of 50 sccm. Finally, the furnace was naturally cooled under the protection of a N_2 atmosphere.

**Device Fabrication.** For flexible device fabrication, poly(methyl methacrylate) (PMMA) film was covered onto the prepared MoS_2 with a spin-coating method at 4000 rpm and then baked at 150 °C for 5 min. Subsequently, the cut piece was immersed into 1 M KOH solution for several hours to etch the SiO_2/Si substrate. After that, the released PMMA membrane floated on the solution and could be transferred onto the Kapton substrate. Next, PMMA was dissolved in acetone. Finally, the self-aligned MoS_2 FETs were fabricated with the same method as that on the rigid substrate.

**Characterizations.** The wavelength of the excitation laser used in Raman characteristics was 532 nm. All electrical measurements were carried out by combining a Keithley 4200-SCS probe station under atmospheric conditions. The deformation of the devices was controlled by moving the holder onto a 3D displacement table. During the optical measurements, the whole substrate was globally illuminated by the incident laser.

**ASSOCIATED CONTENT**

**Supporting Information**

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acsnano.6b01839.

Gate leakage current of the self-aligned MoS_2 FET; comparison of the transfer characteristics of the same device under different test conditions (PDF)

**AUTHOR INFORMATION**

**Corresponding Author**

*E-mail: cfpan@binn.cas.cn.*

**Author Contributions**


**Notes**

The authors declare no competing financial interest.

**ACKNOWLEDGMENTS**

The authors are thankful for support from the “Thousand Talents” program of China for pioneering researchers and innovative teams and from the President Funding of the Chinese Academy of Sciences, National Natural Science Foundation of China (Nos. 51432005, 61405040, 61505010, 61574107, 61604183).
REFERENCES


